## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE **PATENT OPERATION**

In re the Application of: HASHIMOTO, Hiroshi et al.

Date Allowed:

Serial Number: 09/960,399

**Examiner: Howard Weiss** 

Filed: September 24, 2001

Group Art Unit: 2714

P.T.O. Confirmation No.: 5652

For.

SEMICONDUCTOR INTEGRATED CIRCUIT AND FABRICATION PROCESS

THEREOF

## **POWER TO FILE CORRECTED FORMAL DRAWINGS**

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Date: December 15, 2003

Sir:

The undersigned, attorney of record in the above-identified application, hereby instructs Frankie Locklear and Element Patent Drafting, to correct the drawings, as required and approved in such aboveidentified application and to file such corrected formal drawings in the United States Patent and Trademark Office in such application.

In the event that this paper and such formal drawings are not timely filed, Applicants respectfully petition for an appropriate extension of time. The fees for such an extension or any other fee which may be due with respect to this paper, may be charged to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, KRATZ, QUINTOS,

HANSON & BROOKS, LLP

George N. Stevens Attorney for Applicant

Reg. No. 36,938

GNS/alw

Atty. Docket No. 011225

Suite 1000

1725 K Street, N.W.

Washington, D.C. 20006

(202) 659-2930

23850

PATENT TRADEMARK OFFICE